🇺🇸UVM jobs in San Francisco Bay Area
45 open roles mentioning UVM in San Francisco Bay Area as of Nov 15, 2026. Astera Labs, Tenstorrent, Astranis, SambaNova and Cerebras have the most. The median advertised salary is $210K.
My jobs then shows how many are new each time you come back. No account, no email.
Skills asked for in UVM roles in San Francisco Bay Area
Job titles in UVM roles in San Francisco Bay Area
Bars show the share of these 45 roles; one role can count in several rows.
- Principal Design Verifiction EngineerSambaNova · 🇺🇸San Jose, California, United States$180K - $225KLead and abovePythonC++Machine Learning
- Principal Design Verification Engineer (AI Fabric Switches)Astera Labs · 🇺🇸San Jose, California, United States$185K - $240KLead and abovePythonC++AI
- DFT EngineerTenstorrent · 🇺🇸Austin, Texas, United States; Fort Collins, Colorado, Uni…—VerilogHardware interfacesCompilers
- Principal Design EngineerAstera Labs · 🇺🇸San Jose, California, United States$185K - $240KLead and abovePythonFirmwareHardware interfaces
- Principal PCS/PMA RTL Design EngineerAstera Labs · 🇺🇸San Jose, California, United States$185K - $240KLead and abovePythonVerilogPerl
- Technical Lead Digital Design EngineerAstera Labs · 🇺🇸San Jose, California, United States$160K - $200KLead and abovePythonVerilogTest planning
- Design Verification Engineer, New GradSambaNova · 🇺🇸San Jose, California, United States$120K - $150KJuniorPythonVerilogPerl
- Principal Design Verification Engineer- SerDes/PHY IPAstera Labs · 🇺🇸San Jose, California, United States$207K - $230KLead and abovePythonVerilogPerl
- Senior Design Verification EngineerAstera Labs · 🇺🇸San Jose, California, United States · +1 more location$148K - $165KSeniorPythonVerilogPerl
- Principal Verification EngineerAstera Labs · 🇺🇸San Jose, California, United States · +1 more location$185K - $230KLead and abovePythonC++Verilog
- Senior Digital ASIC Design Engineer - DSP/Analog/SerDesCelero Communications, Inc. · 🇺🇸San Jose, CA$150K - $250KSeniorPythonMATLABVerilog
- Research Engineer, Chip Design RLAnthropic · 🇺🇸San Francisco, CA$500K - $850KLLMReinforcement learningASIC
- Tech Lead, Digital Design EngineerAstera Labs · 🇺🇸San Jose, California, United States$176K - $195KLead and abovePythonHardware interfacesASIC
- Design Verification Emulation, HardwareRiver AI Inc. · 🇺🇸Austin, TX, Palo Alto, CA$200K - $420KPythonC++CI/CD
- Tech Lead Engineer, Design VerificationAstera Labs · 🇺🇸San Jose, California, United States$176K - $195KLead and abovePythonVerilogPowerShell
- FPGA Associate (Winter 2027)Astranis · 🇺🇸San Francisco—VerilogFPGARTL design
- FPGA Associate (Summer 2027)Astranis · 🇺🇸San Francisco—VerilogFPGARTL design
- FPGA Intern (Summer 2027)Astranis · 🇺🇸San Francisco—InternVerilogFPGARTL design
- FPGA Intern (Winter 2027)Astranis · 🇺🇸San Francisco—InternVerilogFPGARTL design
- Design Verification Tech Lead- SerDes/PHY IPAstera Labs · 🇺🇸San Jose, California, United States$160K - $200KLead and abovePythonVerilogPerl
- Midcore Design Verification EngineerTenstorrent · 🇺🇸🇪🇸Santa Clara, California, United States; Spain—PythonC++Verilog
- Front End Design Verification EngineerTenstorrent · 🇺🇸🇪🇸Santa Clara, California, United States; Spain—PythonC++Verilog
- Principal Emulation EngineerAstera Labs · 🇺🇸San Jose, California, United States$207K - $230KLead and abovePythonVerilogPerl
- Sr. Staff Engineer, CPU (Front-End) VerificationTenstorrent · 🇺🇸Austin, Texas, United States; Santa Clara, California, Un…—Lead and aboveC++VerilogCompilers
- Director of ASIC Design VerificationSambaNova · 🇺🇸San Jose, California, United States$270K - $340KLead and abovePythonMachine LearningVerilog
- Design Verification EngineerSambaNova · 🇺🇸San Jose, California, United States$120K - $200KPythonMachine LearningVerilog
- Staff Design Verification EngineerCerebras · 🇺🇸Sunnyvale, CA$225K - $270KLead and abovePython.NETVerilog
- Senior Staff Design Verification EngineerCerebras · 🇺🇸Sunnyvale, CA$250K - $300KLead and abovePython.NETVerilog
- Sr. ASIC Design Verification Engineer (Silicon Engineering)SpaceX · 🇺🇸Palo Alto, CA$175K - $280KSeniorPythonTest planningFirmware
- Design Verification Engineer (Silicon Engineering)SpaceX · 🇺🇸Palo Alto, CA$135K - $155KPythonMATLABVerilog
- Silicon Emulation EngineerWaymo · 🇺🇸Mountain View, CA, USA; New York, NY, USA$175K - $215KPythonC++Linux
- ASIC Design Verification EngineerWaymo · 🇺🇸Mountain View, CA, USA$175K - $215KPythonC++LLM
- Design Verification EngineerCerebras · 🇺🇸Sunnyvale, CA$190K - $230KPython.NETVerilog
- AI Core DV EngineerDensityAI · 🇺🇸Mountain View, CA; Austin, TX$180K - $275KPythonC++AI
- CPU Verification Fellow, RISC-V High-Performance ProcessorTenstorrent · 🇺🇸Austin, Texas, United States; Santa Clara, California, Un…—VerilogTest planningFirmware
- CPU Core Design Verification Testbench LeadTenstorrent · 🇺🇸Austin, Texas, United States; Santa Clara, California, Un…—Lead and abovePythonC++C
- Design Verification EngineerDensityAI · 🇺🇸Mountain View, CA$200K - $300KASICComputer architectureUVM
- Design Verification Engineer, HardwareRiver AI Inc. · 🇺🇸Palo Alto, CA; Austin, TX$200K - $420KPythonCI/CDBash
- Principal Digital Design Engineer (AI Fabric)Astera Labs · 🇺🇸San Jose, CA$185K - $230KLead and aboveAITest planningFirmware
- Staff/Sr. Staff Design VerificationLightmatter · 🇺🇸Mountain View, CA$196K - $270KLead and abovePythonVerilogData centers
- Design Verification EngineerOpenAI · 🇺🇸San Francisco$226K - $445KHybridVerilogHardware testingComputer architecture
- Senior FPGA EngineerAstranis · 🇺🇸San Francisco$170K - $260KSeniorC++VerilogC
- FPGA EngineerAstranis · 🇺🇸San Francisco$115K - $180KVerilogFirmwareFPGA
Who is hiring for UVM roles in San Francisco Bay Area
Questions about UVM jobs in San Francisco Bay Area
- How many UVM jobs in San Francisco Bay Area are open right now?
- There are 45 open UVM jobs in San Francisco Bay Area at 13 companies on Jobs Every Hour as of Nov 15, 2026. 1 of them were posted in the last seven days. The list is rebuilt every hour from the employers' own careers pages.
- Which companies have the most UVM jobs in San Francisco Bay Area?
- Right now the most openings are at Astera Labs (14), Tenstorrent (6), Astranis (6), SambaNova (4) and Cerebras (3). The ranking changes as companies open and close roles.
- Are there remote UVM jobs in San Francisco Bay Area?
- None of the 45 open UVM jobs in San Francisco Bay Area are listed as remote at the moment. Remote roles appear here as soon as employers post them.
- What do UVM jobs in San Francisco Bay Area pay?
- The median advertised salary is $210K, based on 35 open roles that publish a yearly US-dollar range. The middle half of those roles advertise between $186K and $233K. These are advertised ranges, not verified pay. Most employers here are technology companies, so the figures run above the wider market for the same work.
- Is it hard to get one of the UVM jobs in San Francisco Bay Area?
- 3 of the 45 open UVM jobs in San Francisco Bay Area (7%) are for beginners: junior roles and internships. Of the 36 postings that state experience, the median asks for 5 years. 13 companies are hiring and 1 roles were posted in the last seven days. Matching your resume to the skills each posting names helps most; the free resume builder shows the match.
- How is AI changing UVM jobs in San Francisco Bay Area?
- 8 of the 45 open UVM jobs in San Francisco Bay Area (18%) ask for AI or machine-learning skills, most often Machine Learning, AI, LLM. Employers still list 45 such roles today at 13 companies. Counted from the postings' own text on Nov 15, 2026.
- What skills do UVM jobs in San Francisco Bay Area ask for?
- Most often UVM (100%), Verilog (84%), SystemVerilog (84%), RTL design (82%), ASIC (73%) of the 45 open postings, counted from their own text on Nov 15, 2026.
- Which job titles come up most in UVM jobs in San Francisco Bay Area?
- Design Verification Engineer (7), Principal Design Verification Engineer (2), Senior Design Verification Engineer (2), Principal Verification Engineer (2), FPGA Associate (2): the most common titles among the 45 open roles, without the level and place notes in brackets.
- Are UVM jobs in San Francisco Bay Area in demand in 2026?
- 45 UVM jobs in San Francisco Bay Area are open on Jobs Every Hour today at 13 companies, 0.0% of all 148,162 open jobs here; 1 were posted in the last seven days. The median advertised salary is $210K. 0 (0%) can be done remotely.
- How do I apply for UVM jobs in San Francisco Bay Area?
- Open a job and press “Apply on company site”. You go straight to the employer's own careers page and apply there. Jobs Every Hour needs no account and charges nothing for applying.
More like UVM jobs in San Francisco Bay Area
- Jobs in San Francisco Bay Area 18,093
- UVM jobs 106
Next to it
- Python jobs in San Francisco Bay Area 4,999
- LLM jobs in San Francisco Bay Area 2,870
- AWS jobs in San Francisco Bay Area 2,006
- SQL jobs in San Francisco Bay Area 1,803
- C++ jobs in San Francisco Bay Area 1,654
- Go jobs in San Francisco Bay Area 1,601
- AI jobs in San Francisco Bay Area 1,376
- GCP jobs in San Francisco Bay Area 1,301
- CI/CD jobs in San Francisco Bay Area 1,240
- React jobs in San Francisco Bay Area 1,067
- AI agents jobs in San Francisco Bay Area 999
- Linux jobs in San Francisco Bay Area 989











