🌏RTL design jobs in Asia-Pacific
53 open roles mentioning RTL design in Asia-Pacific as of Nov 15, 2026. Astera Labs, EnCharge AI, Graphcore, Tenstorrent and Cerebras have the most. 4 are remote.
My jobs then shows how many are new each time you come back. No account, no email.
Skills asked for in RTL design roles in Asia-Pacific
Job titles in RTL design roles in Asia-Pacific
Bars show the share of these 53 roles; one role can count in several rows.
- Principal Formal Verification EngineerAstera Labs · 🇮🇳Bengaluru, Karnataka, India—Lead and abovePythonVerilogPerl
- SoC Clocking Specialist (Physical Design)EnCharge AI · 🇮🇳India—PythonPerlRTL design
- Director, Silicon Logical DesignGraphcore · 🇮🇳Bengaluru, India—Lead and aboveVerilogPerformance managementHardware interfaces
- Principal Physical Design EngineerAstera Labs · 🇮🇳Bengaluru, Karnataka, India · +2 more locations—Lead and abovePythonVerilogPerl
- Power Architect – AI SOCEnCharge AI · 🇮🇳India—PythonPerlFirmware
- Teach Lead Physical Design EngineerAstera Labs · 🇸🇬Singapore, Singapore—Lead and abovePythonPerlHardware interfaces
- Analog Mixed Signal Design EngineerAstera Labs · 🇸🇬Singapore, Singapore—PythonMATLABVerilog
- Tech Lead Analog Mixed-Signal IC Layout EngineerAstera Labs · 🇸🇬Singapore, Singapore—Lead and abovePythonC++Verilog
- Senior Analog Mixed-Signal IC Layout EngineerAstera Labs · 🇸🇬Singapore, Singapore—SeniorPythonC++Verilog
- Technical Program Manager SOC & Digital DesignTenstorrent · 🇯🇵Tokyo, Japan—Machine LearningJapaneseCompilers
- Sr. Engineer, Performance Infrastructure (RISC-V)Tenstorrent · 🇦🇺🇺🇸Australia; Santa Clara, California, United States—SeniorPythonLinuxShell scripting
- Silicon Design ArchitectAstera Labs · 🇮🇳Bengaluru, Karnataka, India—FirmwareHardware interfacesASIC
- DFT EngineerAstera Labs · 🇮🇳Bengaluru, Karnataka, India$133K - $185KVerilogHardware interfacesASIC
- Principal Logic Design Engineer - UALink IP/SubsystemAstera Labs · 🇮🇳Bengaluru, Karnataka, India—Lead and aboveVerilogFirmwareHardware interfaces
- Lead Logic Design EngineerAstera Labs · 🇮🇳Bengaluru, Karnataka, India—Lead and aboveVerilogHardware interfacesASIC
- Tech Lead, STAAstera Labs · 🇮🇳Hyderabad, Telangana, India—Lead and abovePythonPerlHardware interfaces
- Principal/ Sr Principal Digital Design EngineerAstera Labs · 🇹🇼Taipei, Taiwan—Lead and aboveTest planningFirmwareHardware interfaces
- Senior STA EngineerAstera Labs · 🇮🇳Ahmedabad, Gujarat, India—SeniorPythonPerlHardware interfaces
- CPU Core Design Verification ManagerTenstorrent · 🇮🇳Bengaluru, Karnataka, India—Performance managementCompilersASIC
- Staff Silicon Physical Design EngineerGraphcore · 🇮🇳Bengaluru, India—Lead and abovePythonData centersHardware interfaces
- Staff Silicon Verification EngineerGraphcore · 🇮🇳Bengaluru, India—Lead and abovePythonJavaScriptC++
- Senior Silicon Verification EngineerGraphcore · 🇮🇳Bengaluru, India—SeniorPythonJavaScriptC++
- Senior Silicon Logical Design Engineer - Multiple VacanciesGraphcore · 🇮🇳Bengaluru, India—SeniorPythonVerilogData centers
- Principal Design Verification EngineerAstera Labs · 🇮🇳Bengaluru, Karnataka, India—Lead and aboveTest planningControl systemsHardware interfaces
- Senior PD Engineer: Synthesis & STAEnCharge AI · 🇮🇳Bangalore INDIA Hybrid / Remote—RemoteSeniorPythonVerilogPerl
- Senior Staff / Principal SOC Floorplan LeadEnCharge AI · 🇮🇳Bangalore—Lead and abovePythonMachine LearningPerl
- Senior Physical Design EngineerGraphcore · 🇮🇳Bengaluru, India—SeniorPythonData centersHardware interfaces
- Staff Engineer: STA Methodology & Sign-off LeadEnCharge AI · 🇮🇳Bangalore—Lead and abovePythonPerlASIC
- Principal SOC Physical Verification & Integration SpecialistEnCharge AI · 🇮🇳Bangalore (Hybrid), India (Remote)—RemoteLead and abovePythonPerlRF engineering
- Staff / Senior Staff CAD & Methodology Engineer (Digital Implementation & Signoff)EnCharge AI · 🇮🇳Bangalore (Hybrid), India (Remote)—RemoteLead and abovePythonShell scriptingGit
- SoC Design DirectorAstera Labs · 🇮🇳Bengaluru, Karnataka, India—Lead and abovePythonVerilogPerl
- Soc Design Verification DirectorAstera Labs · 🇮🇳Bengaluru, Karnataka, India—Lead and aboveTest planningFirmwareHigh-performance computing
- Senior Debug Validation EngineerGraphcore · 🇮🇳Bengaluru, India—SeniorPythonLinuxC
- Senior DDR & Execution Validation EngineerGraphcore · 🇮🇳Bengaluru, India—SeniorPythonEmbedded CC
- Power & Performance Validation EngineerGraphcore · 🇮🇳Bengaluru, India—PythonC++Linux
- Senior Power & Performance Validation EngineerGraphcore · 🇮🇳Bengaluru, India—SeniorPythonC++Linux
- System IP RTL Design LeadTenstorrent · 🇮🇳Bengaluru, Karnataka, India—Lead and abovePythonVerilogFirmware
- Sr/Staff Engineer, Design Verification,System IPTenstorrent · 🇮🇳Bengaluru, Karnataka, India—Lead and abovePythonBashVerilog
- Staff Engineer, CPU Core VerificationTenstorrent · 🇮🇳Bengaluru, Karnataka, India—Lead and aboveC++CCompilers
- Senior Emulation EngineerEnCharge AI · 🇮🇳India—SeniorPythonC++Verilog
- Physical Design EngineerEnCharge AI · 🇮🇳Bangalore—PythonRTL design
- Staff/Senior Staff Physical Design Floorplan & PDN LeadEnCharge AI · 🇮🇳Bangalore—Lead and abovePythonPerlDesign thinking
- IP Design Verification DirectorAstera Labs · 🇮🇳Bengaluru, Karnataka, India—Lead and aboveTest planningHardware interfacesRTL design
- Staff/Senior Staff Physical Design Engineer (Technical Lead)EnCharge AI · 🇮🇳Bangalore or Remote in India—RemoteLead and abovePythonASICRTL design
- Senior Physical Design EngineerEnCharge AI · 🇮🇳Bangalore—SeniorPythonRTL designCadence
- Principal Physical Design Engineer (RTL-to-GDSII)EnCharge AI · 🇮🇳Bangalore—Lead and abovePythonRTL designCadence
- Principal Silicon Verification EngineerGraphcore · 🇮🇳Bengaluru, India—Lead and abovePythonJavaScriptC++
- Staff Silicon Logical Design Engineer - Multiple VacanciesGraphcore · 🇮🇳Bengaluru, India—Lead and abovePythonVerilogData centers
- Manager kernel softwareCerebras · 🇮🇳Bengaluru, IND—HybridPythonC++.NET
- Senior DFT Engineer, ArchitectureTenstorrent · 🇯🇵Tokyo, Japan—SeniorPythonJapaneseHardware interfaces
Showing the newest 50. See all 53 in search
Who is hiring for RTL design roles in Asia-Pacific
Questions about RTL design jobs in Asia-Pacific
- How many RTL design jobs in Asia-Pacific are open right now?
- There are 53 open RTL design jobs in Asia-Pacific at 6 companies on Jobs Every Hour as of Nov 15, 2026. 0 of them were posted in the last seven days. The list is rebuilt every hour from the employers' own careers pages.
- Which companies have the most RTL design jobs in Asia-Pacific?
- Right now the most openings are at Astera Labs (19), EnCharge AI (13), Graphcore (12), Tenstorrent (7) and Cerebras (1). The ranking changes as companies open and close roles.
- Are there remote RTL design jobs in Asia-Pacific?
- 4 of the 53 open RTL design jobs in Asia-Pacific (8%) are listed as remote. Remote roles are often limited to certain countries or time zones, so check the location line of each job.
- Is it hard to get one of the RTL design jobs in Asia-Pacific?
- 0 of the 53 open RTL design jobs in Asia-Pacific (0%) are for beginners: junior roles and internships. Of the 29 postings that state experience, the median asks for 9 years. 6 companies are hiring and 0 roles were posted in the last seven days. Matching your resume to the skills each posting names helps most; the free resume builder shows the match.
- How is AI changing RTL design jobs in Asia-Pacific?
- 3 of the 53 open RTL design jobs in Asia-Pacific (6%) ask for AI or machine-learning skills, most often Machine Learning, PyTorch, TensorFlow. Employers still list 53 such roles today at 6 companies. Counted from the postings' own text on Nov 15, 2026.
- What skills do RTL design jobs in Asia-Pacific ask for?
- Most often RTL design (100%), Python (77%), ASIC (66%), Hardware interfaces (55%), Verilog (38%) of the 53 open postings, counted from their own text on Nov 15, 2026.
- Are RTL design jobs in Asia-Pacific in demand in 2026?
- 53 RTL design jobs in Asia-Pacific are open on Jobs Every Hour today at 6 companies, 0.0% of all 148,162 open jobs here; 0 were posted in the last seven days. 4 (8%) can be done remotely.
- How do I apply for RTL design jobs in Asia-Pacific?
- Open a job and press “Apply on company site”. You go straight to the employer's own careers page and apply there. Jobs Every Hour needs no account and charges nothing for applying.
More like 🌏RTL design jobs in Asia-Pacific
- 🌏Jobs in Asia-Pacific 14,749
- RTL design jobs 367
Next to it
- 🌏Python jobs in Asia-Pacific 3,043
- 🌏SQL jobs in Asia-Pacific 2,047
- 🌏AWS jobs in Asia-Pacific 1,920
- 🌏Azure jobs in Asia-Pacific 1,416
- 🌏CI/CD jobs in Asia-Pacific 1,396
- 🌏Agile jobs in Asia-Pacific 1,389
- 🌏GCP jobs in Asia-Pacific 1,385
- 🌏LLM jobs in Asia-Pacific 1,271
- 🌏Kubernetes jobs in Asia-Pacific 1,248
- 🌏Java jobs in Asia-Pacific 1,207
- 🌏English jobs in Asia-Pacific 1,197
- 🌏Machine Learning jobs in Asia-Pacific 1,131


