Analog IC Layout Engineer is open at Neuralink in South San Francisco, California, United States. The posting gives a salary of $83K - $200K. Posted on Apr 28, 2026, and still on Neuralink’s careers page when we last checked, on Nov 14, 2026.
About the role
and Responsibilities: We are looking for experienced and hands-on engineers with a creative and initiative mindset, who are interested in exploring the next-generation chip design with advanced architectures and hardware accelerators with a goal of enhancing the energy efficiency, information entropy, and scalability of our wireless brain-computer interfaces towards the physical limit of silicon technology. The…
The opening lines of the posting. The rest is on Neuralink’s careers page.
Hiring at Neuralink
Neuralink has 76 open roles right now. Most are in Engineering, Manufacturing & Trades and People & Recruiting. The median advertised salary across its roles with a published range is $158K. See all its roles
Similar Engineering jobs
All Engineering jobs- Physical Design and Verification EngineerNeuralink · 🇺🇸South San Francisco, California, United States$131K - $265KPython
- Platform EngineerMatch Group · 🇨🇦Vancouver, British ColumbiaCA$108K - CA$128KSQLPostgreSQLTerraform
- Engineering Manager, Billing PlatformAnthropic · 🇺🇸San Francisco, CA | New York City, NY | Seattle, WA$405K - $485KGoPythonJava
